Optimization of HALO Structure Effects in 45nm p-type MOSFETs Device Using Taguchi Method
نویسنده
چکیده
In this study, the Taguchi method was used to optimize the effect of HALO structure or halo implant variations on threshold voltage (VTH) and leakage current (ILeak) in 45nm p-type Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) device. Besides halo implant dose, the other process parameters which used were Source/Drain (S/D) implant dose, oxide growth temperature and silicide anneal temperature. This work was done using TCAD simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two simulators were combined with Taguchi method to aid in design and optimize the process parameters. In this research, the most effective process parameters with respect to VTH and ILeak are halo implant dose (40%) and S/D implant dose (52%) respectively. Whereas the second ranking factor affecting VTH and ILeak are oxide growth temperature (32%) and halo implant dose (34%) respectively. The results show that after optimizations approaches is -0.157V at ILeak=0.195mA/μm. Keywords—Optimization; p-type MOSFETs device; HALO Structure; Taguchi Method.
منابع مشابه
Influence of HALO and Source/Drain Implantation on Threshold Voltage in 45nm PMOS Device
Abstrac: In this paper, we investigate the influence of process parameters like HALO and Source/Drain (S/D) Implantation on threshold voltage in 45nm PMOS device. The settings of process parameters were determined by using Taguchi experimental design method. The level of importance of the process parameters on threshold voltage was determined by using analysis of variance (ANOVA). The virtual f...
متن کاملAn Accurate 2D Analytical Model for Transconductance to Drain Current ratio (gm/Id) for a Dual Halo Dual Dielectric Triple Material Cylindrical Gate All Around MOSFETs
A dual-halo dual-dielectric triple-material cylindrical-gate-all-around/surrounding gate (DH-DD-TM-CGAA/SG) MOSFET has been proposed and an analytical model for the transconductance-to-drain current ratio (TDCR) has been developed. It is verified that incorporation of dual-halo with dual-dielectric and triple-material results in enhancing the device performance in terms of improved TDCR. The ef...
متن کاملIndex Terms: Optimization of 45nm nMOS, Cobalt Silicide, Taguchi Method
The optimization of 45nm NMOS device was studied using Taguchi Method. This method was used to analyze the experimental data in order to get the optimum results. In this paper, there are four factors were varied for 3 levels to perform 9 experiments. Silicide on the poly-Si gate electrode was used to reduce the gate electrode resistance. The virtually fabrication of 45nm NMOS device was perform...
متن کاملApplication of Taguchi Method to Investigate the Effects of Process Factors on the Production of Industrial Piroxicam Polymorphs and Optimization of Dissolution Rate of Powder
Piroxicam has two different crystalline forms (known as needle and cubic forms), that they are different in physicochemical properties such as biological solubility. In the current research, using Taguchi experimental design approach the influences of five operating variables on formation of the piroxicam polymorph shapes in recrystallization were studied. The variables include type of solvent,...
متن کاملDesign and Optimization Approaches in Double Gate Device Architecture
According to Moore’s law, the number of transistor embedded on integrated circuit (IC) doubles approximately every two years. Thus, the size of Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) has to be scaled down as an increase in packing density. In current technology, the size of a transistor has shrunk below 45nm, and it has already reached its physical limit. Any attempt to shri...
متن کامل